Regviz

Silicon Labs /MGM210PB22JIA /CMU_S /EM4GRPACLKCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EM4GRPACLKCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C222F352GN32/CMU_NS/EM4GRPACLKCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CLKSEL

Description

No Description

Fields

CLKSEL

Clock Select

1 (LFRCO): LFRCO is clocking EM4GRPACLK

2 (LFXO): LFXO is clocking EM4GRPACLK

3 (ULFRCO): ULFRCO is clocking EM4GRPACLK

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data